

Fig. 1

Dataflow is  
debug client  
to server

External Chip I/O

## Chip with FPGA Function




Fig. 2




Fig. 3